Introduction {#Sec1}
============

The valley degree of freedom in graphene originates from the hexagonal structure and may be exploited in electronic devices. Besides the formation of beam splitters^[@CR1],[@CR2]^ and waveguides^[@CR3],[@CR4]^, valley filters^[@CR5]^ are in particular interesting, as they enable experiments to investigate electronic transport in the presence of non-zero Berry curvature^[@CR6]^. In general, valley currents are not easily detected. Usually, a non-local geometry is adopted and the inverse valley Hall effect is exploited^[@CR7],[@CR8]^ to measure the valley Hall effect^[@CR6],[@CR9]^. Instead, valley-polarized electrons would allow a direct measurement of the valley Hall effect. Further, one can imagine experiments in which the sub-lattice pseudo-spin is manipulated and detected solely by electrical control^[@CR10]^.

Experimentally, valley currents can be created by circularly polarized light^[@CR11],[@CR12]^, magnetic control^[@CR13],[@CR14]^, or as counter-propagating bulk current^[@CR7],[@CR8],[@CR15]^. However, optical and magnetic control is not always feasible and net bulk valley currents offer little flexibility in control. Instead, gate-controlled chiral channels could provide a robust and flexible approach for valleytronic operations. Theory predicted that^[@CR10],[@CR16]--[@CR18]^ sign reversal of Berry curvature in adjacent regions in bilayer graphene (BLG) offers a scheme to produce topological valley-polarized one-dimensional (1D) channels. This can be achieved by dual-split gates (Fig. [1a](#Fig1){ref-type="fig"}). Each gate pair operates independently and induces a gapped state within the gated region of the BLG. At the interface of the left and right gate pair, an artificial grain boundary is formed for odd-field configurations, defined such that for the displacement fields *D*~R~ and *D*~L~: *D*~R~ ⋅ *D*~L~ \< 0. In this case, along the split junction there exist valley-polarized 1D channels with quantized conductance 4e^2^/*h* in the ballistic limit (Fig. [1b](#Fig1){ref-type="fig"}). Each direction is valley-polarized and consists of fourfold conduction channels due to spin and sub-lattice degrees of freedom. In the evenly gated case, where *D*~R~ ⋅ *D*~L~ \> 0, the junction will be in a regular insulating gapped state.Fig. 1Schematics of device geometry and electrostatic modeling.**a** Schematic of the dual-split gated device. Two pair of gates tune independently the displacement field and charge density in the left and right part. **b** Schematic of valley-polarized channels *K* and *K'* in each Dirac cones, with opposite group velocity. **c** Cross-section view of electrical potential from electrostatic modeling. The horizontal axis corresponds to *x* direction position and vertical axis corresponds to *z* direction position. **d** Distribution of residual charges density *n* in bilayer graphene in an asymmetric device. Different spacing parameters of top gates are tested to minimize the residual charge density when bottom gates spacing is constant 50 nm.

Previous work at naturally occurring stacking boundaries demonstrated good contrast between the different electric field configurations^[@CR19],[@CR20]^. However, the first experiment on a gate-controlled polarizer was far from ballistic transport^[@CR21]^. Instead, the contrast between oddly and evenly gated configurations was limited due to intrinsic disorder causing valley mixing and backscattering. This renders the 1D channels significantly more resistive. Good contrast between even and odd-field configuration was achieved only in the presence of an external magnetic field^[@CR1]^. The external magnetic field helps^[@CR18]^ to spatially separate the counter-propagating channels and hence suppress backscattering. At high magnetic field of 8 T, the work demonstrated nearly ballistic transport confirmed by the observation of four quantized conductance channels in the odd-field configuration. Yet, the application of high magnetic fields may limit the use of valley-polarized electrons for further studies on electronic transport in the presence of non-zero Berry curvature.

Here we demonstrate improved performance of a purely gate-controlled valley polarizer at zero magnetic field employing optimized geometric dimensions and sample stacking schemes. In valley polarizer regime, conductance between valley-polarized state and gapped state shows two orders of magnitude difference. Evidence of chiral nature of the 1D channels is provided by measurements in valley analyzer configuration.

Results {#Sec2}
=======

Electrostatic simulation of device geometry {#Sec3}
-------------------------------------------

We start with a discussion on optimizing device geometry. We consider the effect of device asymmetries in real devices and their effect on introducing charge inhomogeneity within the channel. For simplicity, we limit the discussion to the case of even displacement field configuration.

The first imperfection with respect to gating homogeneity is due to the presence of a non-zero gap between the gate pairs. In this region the gating efficiency is reduced and hence the electric field-induced gap is reduced (Fig. [1a](#Fig1){ref-type="fig"}). Due to thermal excitation and intrinsic disorder potential, this is expected to reduce the resistance of the insulating state. Further, the lateral confinement can produce additional sub-bands^[@CR22]--[@CR24]^, which are partially located inside the bandgap, reducing the effective gap even further. Yet, as long as disorder is negligible, sufficiently low temperature will produce insulating behavior. In contrast, in real devices there are many causes for disorder.

We are particularly interested to estimate the amount of charge disorder created by asymmetric gating. Asymmetry with respect to the upper and lower half, as well as the right and left half of the dual-split gate, can be caused by various means. Clearly, misalignment of top gates with respect to bottom gates is problematic. In practice, however, alignment accuracy of much better than 5 nm can be achieved in electron beam lithography (EBL), which limits this effect to an affordable level (see details in [Supplementary Information](#MOESM2){ref-type="media"}). What is more difficult to handle is achievement of equal thickness of the top- and bottom-gate dielectric. In manually stacked samples, hexagonal boron nitride (hBN) flakes of similar thickness are selected, but it is very challenging to find hBN flakes with exactly the same thickness. Further, we choose atomically thin graphene bottom gates to maintain the lower hBN layer as flat as possible. For the top gates, we remain with evaporated Au gates to limit the number of two-dimensional transfers.

To quantify asymmetric gating efficiency, we consider a simple electrostatic model using finite element methods (see Supplementary Figs. [1](#MOESM2){ref-type="media"}--[5](#MOESM2){ref-type="media"} for more details). Gates are assumed as metals with rectangular cross-sections. We use 2.5 nm for the few-layer graphene bottom gates and 25 nm for the metal top gates. BLG is also assumed to be a metal, which will yield an upper bound of the induced charge. By varying the device geometry, we calculate the induced charge on BLG in the split region for the case that the charge neutrality is maintained in regions directly underneath the gates. Further details can be found in [Supplementary Information](#MOESM2){ref-type="media"}.

As a guideline, the gate-induced charge disorder should remain smaller than intrinsic disorder caused by charge impurities or strain. In typical encapsulated graphene devices, the intrinsic disorder amounts to Δ*n*~disorder~ in the range of 10^10^ cm^−2^ ^[@CR7],[@CR25]^. We find that asymmetric gating can easily exceed this, but gate-induced charge disorder can be minimized by adjusting the top-gate geometry according to measured device parameters. In practice, bottom-gate spacing and thickness of the dielectrics can be experimentally determined on the real device before fabricating the top gates. This means that a careful adjustment of the top-gate spacing may really improve device performance.

To illustrate the optimization procedure, we discuss the hypothetical case where the graphene bottom-gate spacing is designed to be 50 nm, as well as the thickness of the dielectric hBN layers between the gates and BLG. The top gate is designed with 25 nm thickness causing the device to be asymmetric, as the bottom gates are much thinner. Then, we pose the question what top-gate spacing minimizes the induced charges in the split region? In Fig. [1d](#Fig1){ref-type="fig"}, we show the effect of varying the width of the gap in the bottom gates.

Calculating the induced charges with the same 50 nm spacing in top gates results in a maximal excess of 3% charge carriers with respect to the charges induced by the bottom gate. At typical gate voltage of 5 volts, this would correspond to a charge density of 10^11^ cm^−2^, which is larger than the typical charge-carrier fluctuations in hBN-encapsulated devices. By carefully adjusting the spacing, the induced charge carriers can be reduced by a factor of 5, which is a significant amount and bring the level of gate-induced disorder into a range that is comparable to the expected charge-carrier fluctuations already present in the device.

Although this demonstrates that careful adjustments to the device design, based on specific measurements of the device geometry during the fabrication process, can improve device fabrication, the results also show that gate geometry must be precisely defined in the nanometer range. This remains a challenging task considering typical edge roughness in the nanometer range, possible misalignment, and fabrication-borne effects such as proximity and overexposure.

Device fabrication {#Sec4}
------------------

The actual device is fabricated by stacking hBN, BLG, and hBN layer subsequently and release this stack atop pre-patterned few-layer graphene split gates. Samples are designed to have four gate pairs to increase yield and to allow for valley analyzer experiments. A dry van der Waals stacking method is exploited to reduce inhomogeneity and disorder in the heterostructure. In general, the split channel width of around 50 nm is fabricated. The graphene bottom gates are etched in O~2~-plasma using a poly(methyl methacrylate) (PMMA) mask. We have optimized the fabrication to accommodate dimensional changes in the real device with respect to the design. For example, etching of the graphene bottom gates affect the width of the gates depending on the etch time, concentration, etc. Further, we exploit a slight overdose for the top gates to minimize PMMA residues, but increases the gate width of 15--20 nm. Hence, to achieve a nominal gate spacing of 50 nm, we use a 35 nm gap for the bottom layer and a 65 nm gap for the top layer. Edge contacts^[@CR26]^ are used to contact the fully encapsulated BLG. The design of the top gates is adjusted as discussed above. Further details of device fabrication are included in Methods and [Supplementary Information](#MOESM2){ref-type="media"} (see Supplementary Table [1](#MOESM2){ref-type="media"} and Supplementary Figs. [6](#MOESM2){ref-type="media"} and [7](#MOESM2){ref-type="media"} for more details).

Electrical measurement {#Sec5}
----------------------

The electrical measurement setup is illustrated in Fig. [2a](#Fig2){ref-type="fig"} (details in [Supplementary Information](#MOESM2){ref-type="media"}). Figure [2b](#Fig2){ref-type="fig"} shows an optical image of the complete device. Figure [2c](#Fig2){ref-type="fig"} is a scanning electron microscopy (SEM) image of the bottom gates. The split gaps are well fabricated and controlled with 50 ± 5 nm. Electrical measurements are performed at *T* \~ 1.4 K unless otherwise stated. Field-effect mobility of around 150,000 and 320,000 cm^2^ V^−1^ s^−1^ is achieved in device 1 and device 2, respectively, revealing high sample quality (see Supplementary Fig. [8](#MOESM2){ref-type="media"} for more details). The mean free path of electron is estimated to be around 330 nm and 700 nm for device 1 and 2, respectively. This is comparable to gate length (400 nm), indicating ballistic transport across the gates.Fig. 2Device characterization.**a** Device schematic and electrical measurement setup. **b** Optical image of complete device. **c** Exemplary scanning electron microscopy (SEM) image of bottom graphitic gates; scale bar is shown. **d** Back-gate dependence of BLG sample resistance.

Figure [3](#Fig3){ref-type="fig"} demonstrates for device 1 the formation of chiral 1D states in the odd gating condition. To demonstrate most convincingly the switching behavior between insulating and ballistic 1D channels, we fix the voltages of one half of the split gates. We choose the voltages such that the resistance in the gated region is maximized (see [Supplementary Information](#MOESM2){ref-type="media"}). Then, we scan in the other two gates (right side) and map out the resistance of BLG (Fig. [3b](#Fig3){ref-type="fig"}). For convenience we plot the relevant physical scales of charge-carrier density (*n*) and displacement field. Here, the relations of *n* and *D*-field are given by *n* = *ε*~0~*ε*~r~((*V*~t~ − *V*~t0~)/*d*~t~ + (*V*~b~ − *V*~b0~/*d*~b~))/*e*, *D* = *ε*~r~((*V*~t~ − *V*~t0~)/*d*~t~ − (*V*~b~ − *V*~b0~/*d*~b~))/2. Here, *ε*~0~ is vacuum electric constant, *ε*~r~ dielectric constant of hBN, *V*~t(b)~ top(bottom)-gate voltage, *V*~t0(b0)~ top(bottom)-gate voltage offset, *d*~t(b)~ top (bottom) thickness of dielectric, and *e* the elementary charge (further details are provided in [Supplementary Information](#MOESM2){ref-type="media"}).Fig. 3Formation of chiral states: measurement results when the left gates are fixed at a positive polarity, from device 1.**a** Cross-sectional view of measurement setup, the left part is kept at constant potential, with Fermi level at CNP. Potential in the right part is varied. **b** BLG resistance (in log scale) color plot as a function of displacement field and charge-carrier density *n*. **c** Zoom-in view of the left side of **d**, corresponds to oddly gated configurations. **d** BLG resistance (in log scale) as a function of the top-gate potential when the bottom gate is fixed at different potentials. Peak values of curves grow linearly with increasing *D*-field with a straight line as a guide to the eye.

For each value of displacement field, maximal resistance is achieved in a charge-neutral point. Clearly, there is an asymmetry visible with respect to the direction of the displacement field of the right half. In the odd-field configuration, the device resistance increases slowly and then saturates at a plateau value of about 11 kOhm (Fig. [3c](#Fig3){ref-type="fig"}). In contrast, the device resistance in the even field configuration increases exponentially (linearly in log plot) reaching a maximal value of 600 kOhm at *D* \~ 1.1 V nm^−1^. From the increase of the resistance, we estimate an energy gap of \~0.69 meV at *D* \~ 1.1 V nm^−1^. The observed transport gap is comparable to the previously measured transport gaps on silicon dioxide substrate (2.2 meV @ 2.5 V nm^−1^)^[@CR27]^ and does not yet achieve the values of suspended BLG (0.087 V nm^−1^, *Δ* = 0.31 meV)^[@CR28]^. This mismatch may seem surprising, because mobility in the locally gated BLG device is much higher than BLG on SiO~*x*~ substrate. Possible reasons for the reduced transport gap are gating inhomogeneity as discussed above and short channel length, making the device more sensitive to intrinsic disorder.

To demonstrate the robustness of the device, we switch the polarity of the fixed gates (Fig. [4](#Fig4){ref-type="fig"}). Similar behavior is observed, except that the polarity in gate--gate scan switches due to reversed displacement field direction in the left part. Very similar as above, we observe saturation of the resistance at zero charge-carrier density in the odd-field configuration and the resistance ratio between odd and even field configuration reaches around 100. The gap for the insulating part reaches 0.42 meV at \~1.4 V nm^−1^.Fig. 4Formation of chiral states with opposite direction: measurement results when left gates are fixed at negative polarity, from device 1.**a** Cross-section view of measurement setup, the left side displacement field is opposite to that in Fig. [3](#Fig3){ref-type="fig"}. **b** BLG resistance (in log scale) color plot as a function of displacement field and charge-carrier density *n*. **c** Zoom-in view of right side of **d**, corresponds to oddly gated configurations. **d** BLG resistance (in log scale) as a function of the top-gate potential when the bottom gate is fixed at different potentials. Peak values of curves grow linearly with increasing *D*-field with a straight line as a guide to the eye.

Data from supplementary gate configurations for device 1 (Supplementary Fig. [9](#MOESM2){ref-type="media"}) and additional device 2 (Supplementary Fig. [10](#MOESM2){ref-type="media"}) and are shown in [Supplementary Information](#MOESM2){ref-type="media"}. Supplementary Table [2](#MOESM2){ref-type="media"} shows measured *R*~insulating~ (maximum insulating resistance) and *R*~chiral~ (chiral channel resistance) from our devices and from previously published^[@CR1],[@CR21]^ data.

Discussion {#Sec6}
==========

To estimate the channel conductance, we need to subtract the series resistance due to the ungated sheet resistance of BLG and contact resistance at the BLG/metal interface (Supplementary Figs. [11](#MOESM2){ref-type="media"} and [12](#MOESM2){ref-type="media"}). As we are measuring in two-terminal geometry, we need to make several assumptions.

First, we assume that the resistance of the locally gated region at high density can be neglected against the resistance of the ungated BLG region and the interface resistance to the metal contacts. This seems justified, because the resistivity of highly gated BLG is approximately a factor 10 smaller than near-charge neutrality. Further, the device geometry is such that the gated region is significantly less than a square. Yet, by assuming the measured resistance at high gate voltages constitutes the correct series resistance, subtracting it from the data yields channel resistance in the odd configuration, which is slightly smaller than expected for four ballistic channels. Specifically, we derive *R*~high_density~ \~ 5.48 kOhm (Supplementary Fig. [11](#MOESM2){ref-type="media"}). This is reasonable, but somewhat too high, considering about 5.2 squares of BLG and contact length of 1.5 μm. Typical numbers for edge contacts are 1000 ohm μm^[@CR26]^ and resistivity is about 300 ohm^−2[@CR28]^ at high density yielding about 2 kOhm for above geometry. Taking the full *R*~high_density~ as the series resistance and subtracting it from the data, we derive at a channel resistance in the odd-field configuration of 5.72 kOhm (see [Supplementary Information](#MOESM2){ref-type="media"}). This is not far from the expected value (*h*/4e^2^ ≅ 6.45 kOhm) for the 1D chiral channels, but about 15% more conductive than expected. This may indicate parallel conduction originating from inhomogeneous gating or disorder. Yet, the leakage channel seems to occur only in the odd-field configuration, as we achieve an on/off contrast of around 100, an order higher than previous reported results, making this an unlikely explanation.

At this point we note that the device resistance at high electron and high hole concentration is not the same, displaying differences up to 1 kOhm (see Supplementary Fig. [9](#MOESM2){ref-type="media"}). Indeed, we expect that an *np*-junction in BLG displays increased resistance due to anti-Klein tunneling^[@CR29]^. Related to this, it has been observed experimentally^[@CR30]^ that *pn*-junctions display higher resistance in the *pn*-state, compared with *nn*'-state. In general, the two-terminal resistance of locally gated BLG channels depends on the combination of *p*- and *n*-regions, and the size of locally induced gaps^[@CR31],[@CR32]^.

To derive the correct series resistance, we would need to subtract the *nn*'-junction resistance from the extracted device resistance at high density (see Supplementary Fig. [9](#MOESM2){ref-type="media"}). Although we do not have a direct measurement of *nn*'-junction resistance, we suspect that this mechanism provides an explanation of the above mismatch between expected and derived channel resistance.

Evidence of the chiral nature and hence direct evidence of a valley-polarized state in the odd-field configuration are provided by a second split gate pair acting as a valley analyzer. With both gate pairs biased in the same polarization, we expect a conducting state. In case, the second gate pair is biased in opposite polarity, then the resistance should be increased. In this sense, the second gate pair acts as an analyzer of valley polarization of first gate pair. Figure [5](#Fig5){ref-type="fig"} displays the measured resistance for two different arrangements: a high (low) resistance state appears when two gate pairs have opposite (same) valley polarization. Despite moderate contrast between two gate configurations, these measurements demonstrate the feasibility of gate-controlled valley manipulation at zero magnetic field. Additional experimental details, including alternative gating geometries, are discussed in [Supplementary Information](#MOESM2){ref-type="media"}.Fig. 5Demonstration of chiral nature: valley analyzer measurement with two gate pairs in same (left) or opposite (right) valley-polarized state.Gate configurations are shown underneath. During the measurement, the first gate pair is kept at constant voltages to maintain in a fixed valley-polarized state. One half of the second gate pair is fixed too and only one top gate and one bottom gate is scanned (similar scheme to Figs. [3](#Fig3){ref-type="fig"} and [4](#Fig4){ref-type="fig"}). The BLG resistance as function displays two different regimes: high (low) resistance states are observed under opposite (same) valley-polarized state of two gate pairs, indicating the chiral nature of states in odd-gate configuration. The insets above measurement curves show exemplary 3D side view of gate configurations.

In conclusion, the improved device performance justifies careful geometry optimization and overall device quality protection measures. Then, pure electrical control of 1D valley-polarized conduction channels in BLG provides a practical pathway to control electron transport in low dimensions. It also paves way to electrically controllable valley transport and manipulation of pseudo-spin. A detailed characterization of valley polarization by exploiting a subsequent gate pair as valley analyzer is part of future investigation.

Methods {#Sec7}
=======

Electrostatic simulation {#Sec8}
------------------------

Commercial software MATLAB (partial differential toolbox) is used in electrostatic modeling of dual-split gate configurations. Poisson equation *∇⋅D* = *ρ*~f~ is solved under given boundary conditions. Electron density along BLG surface is then acquired accordingly under conditions with different parameters.

Device fabrication {#Sec9}
------------------

Split bottom gates are fabricated using few-layer graphene flake (less than three layers) exfoliated on SiO~2~/Si substrate. EBL (Jeol EBL 6300FX) and oxygen plasma etching (16 W, 30 s) are used to pattern the bottom gates. PMMA 495 A3 (1000 µC cm^−2^ dose, with proximity effect correction in EBL process, developed in MIBK: IPA (volume ratio 1 : 3) mixture for 30 s) is used as resist for patterning. Few examples of bottom gates are shown in [Supplementary Information](#MOESM2){ref-type="media"}. The graphitic bottom gates are subsequently cleaned mechanically with Bruker SNL-10 series probe in atomic force microscopy contact mode to remove resist residues. Van der Waals stacking method is exploited: hBN, BLG, and hBN flakes with proper thickness are picked up and release atop bottom gates. Top gates are fabricated in high-resolution mode in Jeol EBL, with alignment mismatch \<5 nm (see [Supplementary Information](#MOESM2){ref-type="media"}). SEM images are captured to check split gap size. Then the device is etched in reactive ion etcher into 1 μm width ribbon. Finally, edge contact technique is used to contact the fully encapsulated device. Field-effect electron mobility is extracted from fitting the curves in Supplementary Fig. [8](#MOESM2){ref-type="media"}.
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